Sciweavers

332 search results - page 18 / 67
» Performance evaluation of a java chip-multiprocessor
Sort
View
ASPLOS
2004
ACM
15 years 3 months ago
Heat-and-run: leveraging SMT and CMP to manage power density through the operating system
Power density in high-performance processors continues to increase with technology generations as scaling of current, clock speed, and device density outpaces the downscaling of s...
Mohamed A. Gomaa, Michael D. Powell, T. N. Vijayku...
ASPLOS
2006
ACM
15 years 1 months ago
Efficiently exploring architectural design spaces via predictive modeling
Architects use cycle-by-cycle simulation to evaluate design choices and understand tradeoffs and interactions among design parameters. Efficiently exploring exponential-size desig...
Engin Ipek, Sally A. McKee, Rich Caruana, Bronis R...
GLVLSI
2011
IEEE
344views VLSI» more  GLVLSI 2011»
14 years 1 months ago
Circuit design of a dual-versioning L1 data cache for optimistic concurrency
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...
Azam Seyedi, Adrià Armejach, Adrián ...
ANSS
2007
IEEE
15 years 4 months ago
The JMT Simulator for Performance Evaluation of Non-Product-Form Queueing Networks
This paper describes JSIM: the simulation module of the Java Modelling Tools (JMT), an open-source fully-portable Java suite for capacity planning studies. The simulator has been ...
Marco Bertoli, Giuliano Casale, Giuseppe Serazzi
ISPASS
2003
IEEE
15 years 2 months ago
Evaluating the importance of virtual memory for Java
The Java language has rapidly become widespread and it is being used to implement a broad range of applications, including applications with high resource requirements. For this r...
Yolanda Becerra, Toni Cortes, Jordi Garcia, Nacho ...