Sciweavers

5281 search results - page 145 / 1057
» Performance evaluation of software architectures
Sort
View
DAC
2005
ACM
16 years 7 months ago
Locality-conscious workload assignment for array-based computations in MPSOC architectures
While the past research discussed several advantages of multiprocessor-system-on-a-chip (MPSOC) architectures from both area utilization and design verification perspectives over ...
Feihui Li, Mahmut T. Kandemir
IOLTS
2006
IEEE
81views Hardware» more  IOLTS 2006»
16 years 3 days ago
Evaluating SEU and Crosstalk Effects in Network-on-Chip Routers
This work intends to evaluate the effect of a Single Event Upsets (SEUs) and crosstalk faults in a NoC router architecture by developing a fault injection mechanism, allowing an a...
Arthur Pereira Frantz, Luigi Carro, Érika F...
APSEC
2005
IEEE
15 years 11 months ago
Exception Handling: An Architecture Model and Utility Support
Exception handling design is an important but difficult subject in software development. In Java software development, the use of checked exceptions exacerbates the difficulty. In...
Yu Chin Cheng, Jung-Sing Jwo
ICRA
2007
IEEE
192views Robotics» more  ICRA 2007»
16 years 11 days ago
Control Architecture for Robot Cells to Enable Plug'n'Produce
- This paper deals with the concept of a control architecture for robot cells that enables Plug’n’Produce according to Plug’n’Play in the office world. To achieve this, a s...
Martin Naumann, Kai Wegener, Rolf Dieter Schraft
ICSE
2003
IEEE-ACM
16 years 6 months ago
Experiences from the Architectural Change Process
A good software architecture is becoming recognized as a major factor for successful products. There has been much research on the technical aspects of software architecture and i...
Josef Nedstam, Even-André Karlsson, Martin ...