Sciweavers

3321 search results - page 260 / 665
» Performance of parallel computations with dynamic processor ...
Sort
View
139
Voted
ISCC
2005
IEEE
119views Communications» more  ISCC 2005»
15 years 10 months ago
A Systematic Approach to Building High Performance Software-Based CRC Generators
—A framework for designing a family of novel fast CRC generation algorithms is presented. Our algorithms can ideally read arbitrarily large amounts of data at a time, while optim...
Michael E. Kounavis, Frank L. Berry
144
Voted
HPCA
2004
IEEE
16 years 5 months ago
Signature Buffer: Bridging Performance Gap between Registers and Caches
Data communications between producer instructions and consumer instructions through memory incur extra delays that degrade processor performance. In this paper, we introduce a new...
Lu Peng, Jih-Kwon Peir, Konrad Lai
176
Voted
HPDC
2012
IEEE
13 years 7 months ago
QBox: guaranteeing I/O performance on black box storage systems
Many storage systems are shared by multiple clients with different types of workloads and performance targets. To achieve performance targets without over-provisioning, a system ...
Dimitris Skourtis, Shinpei Kato, Scott Brandt
SPAA
1996
ACM
15 years 8 months ago
From AAPC Algorithms to High Performance Permutation Routing and Sorting
Several recent papers have proposed or analyzed optimal algorithms to route all-to-all personalizedcommunication (AAPC) over communication networks such as meshes, hypercubes and ...
Thomas Stricker, Jonathan C. Hardwick
130
Voted
IPL
1998
80views more  IPL 1998»
15 years 4 months ago
The Economics of Large-Memory Computations
We propose, and justify, an economic theory to guide memory system design, operation, and analysis. Our theory treats memory random-access latency, and its cost per installed mega...
Clark D. Thomborson