351 search results - page 27 / 71 » Plug-and-Play Architectural Design and Verification |
106
click to vote
DAC
2005
ACM
15 years 10 months ago
2005
ACM
The challenge of verifying a modern microprocessor design is an overwhelming one: Increasingly complex micro-architectures combined with heavy time-to-market pressure have forced ...
VLSID
2002
IEEE
15 years 10 months ago
2002
IEEE
Verification is one of the most complex and expensive tasks in the current Systems-on-Chip (SOC) design process. Many existing approaches employ a bottom-up approach to pipeline v...
CCS
2007
ACM
15 years 3 months ago
2007
ACM
Various system architectures have been proposed for high assurance enforcement of multilevel security. This paper provides an analysis of the relative merits of three architectura...
DAC
2005
ACM
14 years 11 months ago
2005
ACM
In this paper we discuss an efficient design flow from Matlab® to FPGA. Employing Matlab for algorithm research and as system level language allows efficient transition from algo...
DAC
1996
ACM
15 years 1 months ago
1996
ACM
ion. Production use of text-based methodology has enabled designers to capture designs of hundreds of thousands of gates using graphic ESDA tools. Source: Data Quest (Verilog/VHDL ...