Sciweavers

462 search results - page 46 / 93
» Power Efficient Data Cache Designs
Sort
View
112
Voted
DAC
2000
ACM
16 years 1 months ago
Power minimization using control generated clocks
In this paper we describe an area efficient power minimization scheme "Control Generated ClockingI` that saves significant amounts of power in datapath registers and clock dr...
M. Srikanth Rao, S. K. Nandy
151
Voted
AHS
2007
IEEE
349views Hardware» more  AHS 2007»
15 years 7 months ago
A Low Power Implementation of H.264 Adaptive Deblocking Filter Algorithm
In this paper, we present a low power implementation of H.264 adaptive deblocking filter (DBF) algorithm on ARM Versatile / PB926EJ-S Development Board. The DBF hardware is implem...
Mustafa Parlak, Ilker Hamzaoglu
ICCAD
1999
IEEE
95views Hardware» more  ICCAD 1999»
15 years 4 months ago
Dynamic power management using adaptive learning tree
Dynamic Power Management (DPM) is a technique to reduce power consumption of electronic systems by selectively shutting down idle components. The quality of the shutdown control a...
Eui-Young Chung, Luca Benini, Giovanni De Micheli
ISCA
2003
IEEE
116views Hardware» more  ISCA 2003»
15 years 5 months ago
A "Flight Data Recorder" for Enabling Full-System Multiprocessor Deterministic Replay
Debuggers have been proven indispensable in improving software reliability. Unfortunately, on most real-life software, debuggers fail to deliver their most essential feature — a...
Min Xu, Rastislav Bodík, Mark D. Hill
107
Voted
IPPS
2007
IEEE
15 years 6 months ago
Design Alternatives for a High-Performance Self-Securing Ethernet Network Interface
This paper presents and evaluates a strategy for integrating the Snort network intrusion detection system into a high-performance programmable Ethernet network interface card (NIC...
Derek L. Schuff, Vijay S. Pai