1238 search results - page 25 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
107
click to vote
DAC
1996
ACM
15 years 3 months ago
1996
ACM
Abstract -- This paper introduces a new HW/SW partitioning algorithm used in automating the instruction set processor design for pipelined ASIP (Application Specific Integrated Pro...
89
Voted
EH
2005
IEEE
15 years 5 months ago
2005
IEEE
The structure and operation of multi-cellular organisms relies, among other things, on the specialization of the cells’ physical structure to a finite set of specific operatio...
HPCA
2008
IEEE
15 years 12 months ago
2008
IEEE
Power-Efficient DRAM Speculation (PEDS) is a power optimization targeted at broadcast-based sharedmemory multiprocessor systems that speculatively access DRAM in parallel with the...
CASES
2006
ACM
15 years 3 months ago
2006
ACM
Technology scaling trends have forced designers to consider alternatives to deeply pipelining aggressive cores with large amounts of performance accelerating hardware. One alterna...
CSE
2009
IEEE
15 years 20 days ago
2009
IEEE
In this paper we present the design of a novel embedded processor architecture (which we call a