Sciweavers

1850 search results - page 339 / 370
» Power and performance optimization at the system level
Sort
View
DSD
2009
IEEE
84views Hardware» more  DSD 2009»
15 years 4 months ago
Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures
— 3D stacked architectures provide significant benefits in performance, footprint and yield. However, vertical stacking increases the thermal resistances, and exacerbates tempe...
Ayse Kivilcim Coskun, Andrew B. Kahng, Tajana Simu...
LCPC
2007
Springer
15 years 3 months ago
Associative Parallel Containers in STAPL
The Standard Template Adaptive Parallel Library (stapl) is a parallel programming framework that extends C++ and stl with support for parallelism. stapl provides a collection of pa...
Gabriel Tanase, Chidambareswaran Raman, Mauro Bian...
ISCA
2010
IEEE
205views Hardware» more  ISCA 2010»
15 years 2 months ago
The virtual write queue: coordinating DRAM and last-level cache policies
In computer architecture, caches have primarily been viewed as a means to hide memory latency from the CPU. Cache policies have focused on anticipating the CPU’s data needs, and...
Jeffrey Stuecheli, Dimitris Kaseridis, David Daly,...
HIPC
2000
Springer
15 years 1 months ago
A Weight Based Distributed Clustering Algorithm for Mobile ad hoc Networks
In this paper, we propose a distributed clustering algorithm for a multi-hop packet radio network. These types of networks, also known as ad hoc networks, are dynamic in nature due...
Mainak Chatterjee, Sajal K. Das, Damla Turgut
TWC
2008
150views more  TWC 2008»
14 years 9 months ago
A Unified Cross-Layer Framework for Resource Allocation in Cooperative Networks
Node cooperation is an emerging and powerful solution that can overcome the limitation of wireless systems as well as improve the capacity of the next generation wireless networks....
Wei Chen, Lin Dai, Khaled Ben Letaief, Zhigang Cao