Sciweavers

6819 search results - page 1326 / 1364
» Process Reuse Architecture
Sort
View
GLVLSI
2002
IEEE
108views VLSI» more  GLVLSI 2002»
15 years 2 months ago
Protected IP-core test generation
Design simplification is becoming necessary to respect the target time-to-market of SoCs, and this goal can be obtained by using predesigned IP-cores. However, their correct inte...
Alessandro Fin, Franco Fummi
IPPS
2002
IEEE
15 years 2 months ago
FARM: A Feedback-Based Adaptive Resource Management for Autonomous Hot-Spot Convergence System
Abstract— In this paper, we present a novel and comprehensive resource management solution for the autonomous hot-spot convergence system (AHSCS) that uses sensor web. This solut...
S. Swaminathan, G. Manimaran
ISQED
2002
IEEE
105views Hardware» more  ISQED 2002»
15 years 2 months ago
Measurement of Inherent Noise in EDA Tools
With advancing semiconductor technology and exponentially growing design complexities, predictability of design tools becomes an important part of a stable top-down design process...
Andrew B. Kahng, Stefanus Mantik
MICRO
2002
IEEE
143views Hardware» more  MICRO 2002»
15 years 2 months ago
Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor
Clustering is a common technique to overcome the wire delay problem incurred by the evolution of technology. Fully-distributed architectures, where the register file, the functio...
Enric Gibert, F. Jesús Sánchez, Anto...
SIGMETRICS
2010
ACM
214views Hardware» more  SIGMETRICS 2010»
15 years 2 months ago
Distributed sensor network localization from local connectivity: performance analysis for the HOP-TERRAIN algorithm
This paper addresses the problem of determining the node locations in ad-hoc sensor networks when only connectivity information is available. In previous work, we showed that the ...
Amin Karbasi, Sewoong Oh
« Prev « First page 1326 / 1364 Last » Next »