Sciweavers

6819 search results - page 182 / 1364
» Process Reuse Architecture
Sort
View
ASAP
2006
IEEE
169views Hardware» more  ASAP 2006»
15 years 10 months ago
A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing
Massively parallel processor array architectures can be used as hardware accelerators for a plenty of dataflow dominant applications. Bilateral filtering is an example of a stat...
Hritam Dutta, Frank Hannig, Jürgen Teich, Ben...
WSNA
2003
ACM
15 years 9 months ago
Computation hierarchy for in-network processing
In this paper we explore the network level architecture of distributed sensor systems that perform in-network processing. We propose a system with heterogeneous nodes that organiz...
Ram Kumar, Vlasios Tsiatsis, Mani B. Srivastava
DATE
1998
IEEE
68views Hardware» more  DATE 1998»
15 years 8 months ago
Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems
We present an approach to process scheduling based on an abstract graph representation which captures both dataflow and the flow of control. Target architectures consist of severa...
Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa...
DAC
1996
ACM
15 years 8 months ago
A Description Language for Design Process Management
A language for defining design discipline characteristics is proesign discipline characteristics such as abstraction levels, design object classifications and decompositions, desi...
Peter R. Sutton, Stephen W. Director
133
Voted
EWSA
2005
Springer
15 years 9 months ago
The Decision View of Software Architecture
Abstract. Documenting software architectures is a key aspect to achieve success when communicating the architecture to different stakeholders. Several architectural views have been...
Juan C. Dueñas, Rafael Capilla