Sciweavers

51 search results - page 7 / 11
» Process Variation Tolerant 3T1D-Based Cache Architectures
Sort
View
113
Voted
IPPS
1999
IEEE
15 years 8 months ago
A Parallel Algorithm for Singular Value Decomposition as Applied to Failure Tolerant Manipulators
The system of equations that govern kinematically redundant manipulators is commonly solved by nding the singular value decomposition (SVD) of the corresponding Jacobian matrix. T...
Tracy D. Braun, Anthony A. Maciejewski, Howard Jay...
109
Voted
DAC
2009
ACM
16 years 4 months ago
Online cache state dumping for processor debug
Post-silicon processor debugging is frequently carried out in a loop consisting of several iterations of the following two key steps: (i) processor execution for some duration, fo...
Anant Vishnoi, Preeti Ranjan Panda, M. Balakrishna...
173
Voted
IPPS
2007
IEEE
15 years 10 months ago
Software and Algorithms for Graph Queries on Multithreaded Architectures
Search-based graph queries, such as finding short paths and isomorphic subgraphs, are dominated by memory latency. If input graphs can be partitioned appropriately, large cluster...
Jonathan W. Berry, Bruce Hendrickson, Simon Kahan,...
141
Voted
SP
2002
IEEE
147views Security Privacy» more  SP 2002»
15 years 3 months ago
CX: A scalable, robust network for parallel computing
CX, a network-based computational exchange, is presented. The system's design integrates variations of ideas from other researchers, such as work stealing, non-blocking tasks...
Peter R. Cappello, Dimitros Mourloukos
147
Voted
JAVA
2001
Springer
15 years 8 months ago
A scalable, robust network for parallel computing
CX, a network-based computational exchange, is presented. The system’s design integrates variations of ideas from other researchers, such as work stealing, non-blocking tasks, e...
Peter R. Cappello, Dimitros Mourloukos