Sciweavers

4018 search results - page 106 / 804
» Process algebra for performance evaluation
Sort
View
136
Voted
APCSAC
2006
IEEE
15 years 9 months ago
A High Performance Simulator System for a Multiprocessor System Based on a Multi-way Cluster
In the ubiquitous era, it is necessary to research the architectures of multiprocessor system with high performance and low power consumption. A simulator developed in high level l...
Arata Shinozaki, Masatoshi Shima, Minyi Guo, Mitsu...
ESWS
2010
Springer
15 years 3 months ago
Efficient Semantic Event Processing: Lessons Learned in User Interface Integration
Abstract. Most approaches to application integration require an unambiguous exchange of events. Ontologies can be used to annotate the events exchanged and thus ensure a common und...
Heiko Paulheim
CSFW
2003
IEEE
15 years 8 months ago
Automatic Validation of Protocol Narration
We perform a systematic expansion of protocol narrations into terms of a process algebra in order to make precise some of the detailed checks that need to be made in a protocol. W...
Chiara Bodei, Mikael Buchholtz, Pierpaolo Degano, ...
101
Voted
FUIN
2007
94views more  FUIN 2007»
15 years 3 months ago
Algorithm of Translation of MSC-specified System into Petri Net
We present in this paper the algorithm which performs the translation of MSC’2000 diagrams into Petri net modulo strong bisimulation. The correctness of this algorithm is justifi...
Sergiy Kryvyy, Lyudmila Matvyeyeva
DATE
2009
IEEE
144views Hardware» more  DATE 2009»
15 years 10 months ago
Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing
—FPGAs are widely used for evaluating the error-floor performance of LDPC (low-density parity check) codes. We propose a scalable vector decoder for FPGA-based implementation of...
Xiaoheng Chen, Jingyu Kang, Shu Lin, Venkatesh Ake...