Sciweavers

2544 search results - page 313 / 509
» Process pipeline scheduling
Sort
View
ICS
1999
Tsinghua U.
15 years 9 months ago
Mechanisms and policies for supporting fine-grained cycle stealing
This paper presents an investigation into local mechanisms and scheduling policies that allow guest processes to efficiently exploit otherwise-idle workstation resources. Unlike t...
Kyung Dong Ryu, Jeffrey K. Hollingsworth, Peter J....
FPGA
2009
ACM
273views FPGA» more  FPGA 2009»
15 years 11 months ago
A parallel/vectorized double-precision exponential core to accelerate computational science applications
Many natural processes exhibit exponential decay and, consequently, computational scientists make extensive use of e−x in computer simulation experiments. While it is common to ...
Robin Pottathuparambil, Ron Sass
ICDCS
2008
IEEE
15 years 11 months ago
On Cooperative Caching in Wireless P2P Networks
Some recent studies have shown that cooperative cache can improve the system performance in wireless P2P networks such as ad hoc networks and mesh networks. However, all these stu...
Jing Zhao, Ping Zhang, Guohong Cao
CODES
2007
IEEE
15 years 11 months ago
A low power VLIW processor generation method by means of extracting non-redundant activation conditions
This paper proposes a low power VLIW processor generation method by automatically extracting non-redundant activation conditions of pipeline registers for clock gating. It is impo...
Hirofumi Iwato, Keishi Sakanushi, Yoshinori Takeuc...
140
Voted
CASES
2006
ACM
15 years 11 months ago
Extensible control architectures
Architectural advances of modern systems has often been at odds with control complexity, requiring significant effort in both design and verification. This is particularly true ...
Greg Hoover, Forrest Brewer, Timothy Sherwood