Sciweavers

2544 search results - page 388 / 509
» Process pipeline scheduling
Sort
View
IPPS
2006
IEEE
15 years 4 months ago
A study of the on-chip interconnection network for the IBM Cyclops64 multi-core architecture
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...
Yingping Zhang, Taikyeong Jeong, Fei Chen, Haiping...
ISCA
2006
IEEE
154views Hardware» more  ISCA 2006»
15 years 4 months ago
SODA: A Low-power Architecture For Software Radio
The physical layer of most wireless protocols is traditionally implemented in custom hardware to satisfy the heavy computational requirements while keeping power consumption to a ...
Yuan Lin, Hyunseok Lee, Mark Woh, Yoav Harel, Scot...
MICRO
2006
IEEE
100views Hardware» more  MICRO 2006»
15 years 4 months ago
Serialization-Aware Mini-Graphs: Performance with Fewer Resources
Instruction aggregation—the grouping of multiple operations into a single processing unit—is a technique that has recently been used to amplify the bandwidth and capacity of c...
Anne Bracy, Amir Roth
ACMACE
2006
ACM
15 years 4 months ago
Sketching-out virtual humans: from 2D storyboarding to immediate 3D character animation
Virtual beings are playing a remarkable role in today’s public entertainment, while ordinary users are still treated as audiences due to the lack of appropriate expertise, equip...
Chen Mao, Sheng Feng Qin, David K. Wright
VISUALIZATION
2005
IEEE
15 years 3 months ago
Streaming Meshes
Recent years have seen an immense increase in the complexity of geometric data sets. Today’s gigabyte-sized polygon models can no longer be completely loaded into the main memor...
Martin Isenburg, Peter Lindstrom