Sciweavers

707 search results - page 103 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
DAC
2005
ACM
14 years 11 months ago
Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility
In this paper we present the impact of dynamically translating any sequence of instructions into combinational logic. The proposed approach combines a reconfigurable architecture ...
Antonio Carlos Schneider Beck, Luigi Carro
WWW
2006
ACM
15 years 10 months ago
Capturing RIA concepts in a web modeling language
This work addresses conceptual modeling and automatic code generation for Rich Internet Applications, a variant of Web-based systems bridging the gap between desktop and Web inter...
Alessandro Bozzon, Sara Comai, Piero Fraternali, G...
COOPIS
1996
IEEE
15 years 2 months ago
A Methodology for Building a Data Warehouse in a Scientific Environment
Rational drug design is an example where integrated access to heterogeneous scientific data is urgently needed, as it becomes rapidly available due to new experimental and computa...
Karl Aberer, Klemens Hemm
ISCA
2011
IEEE
486views Hardware» more  ISCA 2011»
14 years 1 months ago
Dark silicon and the end of multicore scaling
Since 2005, processor designers have increased core counts to exploit Moore’s Law scaling, rather than focusing on single-core performance. The failure of Dennard scaling, to wh...
Hadi Esmaeilzadeh, Emily R. Blem, Renée St....
ASPDAC
2008
ACM
101views Hardware» more  ASPDAC 2008»
14 years 11 months ago
Interconnect modeling for improved system-level design optimization
Accurate modeling of delay, power, and area of interconnections early in the design phase is crucial for effective system-level optimization. Models presently used in system-level...
Luca P. Carloni, Andrew B. Kahng, Swamy Muddu, Ale...