Sciweavers

707 search results - page 30 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
JPDC
2006
141views more  JPDC 2006»
14 years 9 months ago
M-TREE: A high efficiency security architecture for protecting integrity and privacy of software
Secure processor architectures enable new sets of applications such as commercial grid computing, software copy protection and secure mobile agents by providing secure computing e...
Chenghuai Lu, Tao Zhang, Weidong Shi, Hsien-Hsin S...
CODES
1998
IEEE
15 years 2 months ago
Communication synthesis and HW/SW integration for embedded system design
The implementation of codesign applications generally requires the use of heterogeneous resources (e.g., processor cores, hardware accelerators) in one system. Interfacing hardwar...
Guy Gogniat, Michel Auguin, Luc Bianco, Alain Pega...
EICS
2009
ACM
15 years 2 months ago
StateStream: a developer-centric approach towards unifying interaction models and architecture
Complex and dynamic interaction behaviors in applications such as Virtual Reality (VR) systems are difficult to design and develop. Reasons for this include the complexity and lim...
Gerwin de Haan, Frits H. Post
SIGGRAPH
1996
ACM
15 years 1 months ago
Technologies for Augmented Reality Systems: Realizing Ultrasound-Guided Needle Biopsies
We present a real-time stereoscopic video-see-through augmented reality (AR) system applied to the medical procedure known as ultrasound-guided needle biopsy of the breast. The AR...
Andrei State, Mark A. Livingston, William F. Garre...
CODES
2011
IEEE
13 years 9 months ago
Memory controllers for high-performance and real-time MPSoCs: requirements, architectures, and future trends
Designing memory controllers for complex real-time and highperformance multi-processor systems-on-chip is challenging, since sufficient capacity and (real-time) performance must b...
Benny Akesson, Po-Chun Huang, Fabien Clermidy, Den...