Sciweavers

707 search results - page 43 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
121
Voted
ICDIM
2008
IEEE
15 years 8 months ago
A model driven approach to the design and implementing of fault tolerant Service oriented Architectures
One of the key stages of the development of a fault tolerant Service oriented Architecture is the creation of Diagnosers, which monitors the system’s behaviour to identify the o...
Mohammed Alodib, Behzad Bordbar, Basim Majeed
CSSE
2008
IEEE
15 years 8 months ago
Design and Implementation of the Virtual Machine Constructing on Register
: The technology of virtual machines is widely applied in many fields, such as code transplanting, cross-platform computing, and hardware simulation. The main purpose is to simulat...
Weibo Xie, Fu Ting
DATE
2006
IEEE
127views Hardware» more  DATE 2006»
15 years 7 months ago
ASIP architecture for multi-standard wireless terminals
This paper presents the Block Processing Engine (BPE), an Application Specific Instruction-Set Processor (ASIP) explicitly designed for the implementation of multistandard wireles...
Daniele Lo Iacono, J. Zory, Ettore Messina, N. Pia...
CASES
2008
ACM
15 years 3 months ago
Multiple sleep mode leakage control for cache peripheral circuits in embedded processors
This paper proposes a combination of circuit and architectural techniques to maximize leakage power reduction in embedded processor on-chip caches. It targets cache peripheral cir...
Houman Homayoun, Mohammad A. Makhzan, Alexander V....
61
Voted
ISCA
2003
IEEE
88views Hardware» more  ISCA 2003»
15 years 6 months ago
Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors
Clustered microarchitectures are an attractive alternative to large monolithic superscalar designs due to their potential for higher clock rates in the face of increasingly wire-d...
Rajeev Balasubramonian, Sandhya Dwarkadas, David H...