Sciweavers

2700 search results - page 28 / 540
» Processor Architectures for Ontogenesis
Sort
View
DAC
1999
ACM
15 years 6 months ago
Dynamically Reconfigurable Architecture for Image Processor Applications
This work presents an overview of the principles that underlie the speed-up achievable by dynamic hardware reconfiguration, proposes a more precise taxonomy for the execution mode...
Alexandro M. S. Adário, Eduardo L. Roehe, S...
AHS
2006
IEEE
93views Hardware» more  AHS 2006»
15 years 8 months ago
An FPGA Implemented Processor Architecture with Adaptive Resolution
Reconfigurable software has been applied for a long time. Reconfigurable technology also provides possibility for reconfiguring hardware but this has not been much exploited so...
Jim Torresen, Jonas Jakobsen
133
Voted
DAC
2003
ACM
16 years 2 months ago
Instruction encoding synthesis for architecture exploration using hierarchical processor models
This paper presents a novel instruction encoding generation technique for use in architecture exploration for application specific processors. The underlying exploration methodolo...
Achim Nohl, Volker Greive, Gunnar Braun, Andreas H...
ISCA
1992
IEEE
151views Hardware» more  ISCA 1992»
15 years 6 months ago
An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads
In this paper, we propose a multithreaded processor architecture which improves machine throughput. In our processor architecture, instructions from different threads (not a singl...
Hiroaki Hirata, Kozo Kimura, Satoshi Nagamine, Yos...
DATE
2007
IEEE
185views Hardware» more  DATE 2007»
15 years 8 months ago
An ILP formulation for system-level application mapping on network processor architectures
Current day network processors incorporate several architectural features including symmetric multi-processing (SMP), block multi-threading, and multiple memory elements to suppor...
Christopher Ostler, Karam S. Chatha