142 search results - page 22 / 29 » Processor Memory Co-Exploration on Multiple Abstraction Leve... |
CASES
2001
ACM
15 years 1 months ago
2001
ACM
Abstract. Existing variable-length instruction formats provide higher code densities than fixed-length formats, but are ill-suited to pipelined or parallel instruction fetch and de...
122
click to vote
ISPASS
2009
IEEE
15 years 4 months ago
2009
IEEE
Modern Graphic Processing Units (GPUs) provide sufficiently flexible programming models that understanding their performance can provide insight in designing tomorrow’s manyco...
ASPLOS
2010
ACM
15 years 4 months ago
2010
ACM
With the right techniques, multicore architectures may be able to continue the exponential performance trend that elevated the performance of applications of all types for decades...
116
Voted
ISCA
2005
IEEE
15 years 3 months ago
2005
IEEE
With the ability to place large numbers of transistors on a single silicon chip, manufacturers have begun developing chip multiprocessors (CMPs) containing multiple processor core...
89
Voted
CGO
2008
IEEE
15 years 4 months ago
2008
IEEE
The recent trend in the processor industry of packing multiple processor cores in a chip has increased the importance of automatic techniques for extracting thread level paralleli...