Sciweavers

142 search results - page 5 / 29
» Processor Memory Co-Exploration on Multiple Abstraction Leve...
Sort
View
IJHPCA
2006
105views more  IJHPCA 2006»
14 years 9 months ago
Advances, Applications and Performance of the Global Arrays Shared Memory Programming Toolkit
This paper describes capabilities, evolution, performance, and applications of the Global Arrays (GA) toolkit. GA was created to provide application programmers with an interface ...
Jarek Nieplocha, Bruce Palmer, Vinod Tipparaju, Ma...
95
Voted
PC
2007
161views Management» more  PC 2007»
14 years 9 months ago
High performance combinatorial algorithm design on the Cell Broadband Engine processor
The Sony–Toshiba–IBM Cell Broadband Engine (Cell/B.E.) is a heterogeneous multicore architecture that consists of a traditional microprocessor (PPE) with eight SIMD co-process...
David A. Bader, Virat Agarwal, Kamesh Madduri, Seu...
89
Voted
HPDC
1998
IEEE
15 years 1 months ago
Strings: A High-Performance Distributed Shared Memory for Symmetrical Multiprocessor Clusters
This paper introduces Strings, a high performance distributed shared memory system designed for clusters of symmetrical multiprocessors (SMPs). The distinguishing feature of this ...
Sumit Roy, Vipin Chaudhary
PPOPP
1990
ACM
15 years 1 months ago
Employing Register Channels for the Exploitation of Instruction Level Parallelism
Abstract - A multiprocessor system capable of exploiting fine-grained parallelism must support efficient synchronization and data passing mechanisms. This paper demonstrates the us...
Rajiv Gupta
DSD
2004
IEEE
129views Hardware» more  DSD 2004»
15 years 1 months ago
Functional Validation of Programmable Architectures
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...
Prabhat Mishra, Nikil D. Dutt