Sciweavers

974 search results - page 71 / 195
» Programming Configurable Multiprocessors
Sort
View
CHI
2006
ACM
15 years 10 months ago
Entertainment media at home: looking at the social aspects
In this paper, we consider how the relationship between content providers and content consumers is modified by configuration (especially in the case of end-user programming) and b...
Louise Barkhuus, Jennifer Ann Rode, Genevieve Bell
ICS
2007
Tsinghua U.
15 years 3 months ago
Cooperative cache partitioning for chip multiprocessors
This paper presents Cooperative Cache Partitioning (CCP) to allocate cache resources among threads concurrently running on CMPs. Unlike cache partitioning schemes that use a singl...
Jichuan Chang, Gurindar S. Sohi
ISCA
2010
IEEE
236views Hardware» more  ISCA 2010»
15 years 2 months ago
Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors
Next generation tiled microarchitectures are going to be limited by off-chip misses and by on-chip network usage. Furthermore, these platforms will run an heterogeneous mix of ap...
Enric Herrero, José González, Ramon ...
HPCA
2011
IEEE
14 years 1 months ago
HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor
Queues are commonly used in multithreaded programs for synchronization and communication. However, because software queues tend to be too expensive to support finegrained paralle...
Sanghoon Lee, Devesh Tiwari, Yan Solihin, James Tu...
LCPC
2005
Springer
15 years 3 months ago
Parallelization of Utility Programs Based on Behavior Phase Analysis
Abstract. With the fast development of multi-core processors, automatic parallelization becomes increasingly important. In this work, we focus on the parallelization of utility pro...
Xipeng Shen, Chen Ding