Sciweavers

5762 search results - page 105 / 1153
» R-tree: A Hardware Implementation
Sort
View
ASPDAC
2006
ACM
173views Hardware» more  ASPDAC 2006»
15 years 3 months ago
Image segmentation and pattern matching based FPGA/ASIC implementation architecture of real-time object tracking
A novel algorithm for object tracking in video pictures, based on image segmentation and pattern matching, as well as its FPGA/ASIC implementation architecture are presented. With ...
K. Yamaoka, Takashi Morimoto, Hidekazu Adachi, Tet...
FPL
2000
Springer
155views Hardware» more  FPL 2000»
15 years 3 months ago
Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs
This paper discusses the design and implementation of finite state machines (FSM) with combinational circuits that are built primarily from RAM blocks. It suggests a novel state as...
Valery Sklyarov
FPL
2008
Springer
120views Hardware» more  FPL 2008»
15 years 1 months ago
An FPGA-based implementation of the MINRES algorithm
Due to continuous improvements in the resources available on FPGAs, it is becoming increasingly possible to accelerate floating point algorithms. The solution of a system of linea...
David Boland, George A. Constantinides
VLSISP
2008
118views more  VLSISP 2008»
14 years 11 months ago
Analysis of Lifting and B-Spline DWT Implementations for Implantable Neuroprosthetics
Abstract. The large amount of data generated by neuroprosthetic devices requires a high communication bandwidth for extra-cranial transmission, critically limiting the number and u...
Awais M. Kamboh, Andrew Mason, Karim G. Oweiss
AHS
2006
IEEE
124views Hardware» more  AHS 2006»
15 years 6 months ago
Embedded Reconfigurable Array Fabrics for Efficient Implementation of Image Compression Techniques
The discrete wavelet Transform (DWT), as defined by the Image Compression Standard JPEG-2000, is one of the most time-consuming computations which cannot be efficiently executed o...
Sajid Baloch, Tughrul Arslan, Adrian Stoica