Sciweavers

199 search results - page 14 / 40
» Register pointer architecture for efficient embedded process...
Sort
View
DAC
2008
ACM
16 years 25 days ago
Run-time instruction set selection in a transmutable embedded processor
We are presenting a new concept of an application-specific processor that is capable of transmuting its instruction set according to non-predictive application behavior during run...
Jörg Henkel, Lars Bauer, Muhammad Shafique
VLSID
2006
IEEE
142views VLSI» more  VLSID 2006»
16 years 6 days ago
Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Processors
- Security protocols, such as IPSec and SSL, are being increasingly deployed in the context of networked embedded systems. The resource-constrained nature of embedded systems and, ...
Nachiketh R. Potlapally, Srivaths Ravi, Anand Ragh...
CGO
2004
IEEE
15 years 3 months ago
VHC: Quickly Building an Optimizer for Complex Embedded Architectures
To meet the high demand for powerful embedded processors, VLIW architectures are increasingly complex (e.g., multiple clusters), and moreover, they now run increasingly sophistica...
Michael Dupré, Nathalie Drach, Olivier Tema...
DATE
2003
IEEE
105views Hardware» more  DATE 2003»
15 years 5 months ago
Detecting Soft Errors by a Purely Software Approach: Method, Tools and Experimental Results
In this paper is described a software technique allowing to detect soft errors occurring in processor-based digital architectures. The detection mechanism is based on a set of rul...
B. Nicolescu, Raoul Velazco
DATE
2004
IEEE
181views Hardware» more  DATE 2004»
15 years 3 months ago
A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models
Retargetable C compilers are key tools for efficient architecture exploration for embedded processors. In this paper we describe a novel approach to retargetable compilation based...
Manuel Hohenauer, Hanno Scharwächter, Kingshu...