433 search results - page 61 / 87 » Scale in Chip Interconnect requires Network Technology |
CASES
2007
ACM
15 years 1 months ago
2007
ACM
Advances in semiconductor technologies have placed MPSoCs center stage as a standard architecture for embedded applications of ever increasing complexity. Efficient utilization of...
SIGMETRICS
2008
ACM
14 years 9 months ago
2008
ACM
Getting new security features and protocols to be widely adopted and deployed in the Internet has been a continuing challenge. There are several reasons for this, in particular ec...
JOIN
2007
14 years 9 months ago
2007
In this paper, we show that universal routing can be achieved with low overhead in distributed networks. The validity of our results rests on a new network called the fat-stack. W...
132
click to vote
TC
2011
14 years 4 months ago
2011
—Aggressive technology scaling to 45nm and below introduces serious reliability challenges to the design of microprocessors. Since a large fraction of chip area is devoted to on-...
MUE
2007
IEEE
15 years 4 months ago
2007
IEEE
The scale of smart living spaces can be varied from small, e.g. a household, to large, e.g. a building or a campus, scales. As the scale of the space increases, we can expect that...