Sciweavers

1758 search results - page 326 / 352
» Schedule processes, not VCPUs
Sort
View
143
Voted
IPPS
2007
IEEE
16 years 17 days ago
Decomposing Partial Order Execution Graphs to Improve Message Race Detection
In message-passing parallel applications, messages are not delivered in a strict order. In most applications, the computation results and the set of messages produced during the e...
Basile Schaeli, Sebastian Gerlach, Roger D. Hersch
VTC
2007
IEEE
121views Communications» more  VTC 2007»
16 years 16 days ago
Downlink Traffic Power Characterization for Multi-Rate Wireless CDMA Data Networks
— The characterization of downlink traffic power is an important issue for the design of efficient call admission control (CAC) and radio resource management (RRM) procedures. In...
Ashraf S. Hasan Mahmoud
FPL
2007
Springer
105views Hardware» more  FPL 2007»
16 years 13 days ago
Time Predictable CPU and DMA Shared Memory Access
In this paper, we propose a first step towards a time predictable computer architecture for single-chip multiprocessing (CMP). CMP is the actual trend in server and desktop syste...
Christof Pitter, Martin Schoeberl
IESS
2007
Springer
162views Hardware» more  IESS 2007»
16 years 13 days ago
Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs
Abstract This paper presents an embedded system design toolchain for automatic generation of parallel code runnable on symmetric multiprocessor systems from an initial sequential s...
Fabrizio Ferrandi, Luca Fossati, Marco Lattuada, G...
MODELS
2007
Springer
16 years 12 days ago
Modeling Time(s)
Abstract. Time and timing features are an important aspect of modern electronic systems, often of embedded nature. We argue here that in early design phases, time is often of logic...
Charles André, Frédéric Malle...