221 search results - page 38 / 45 » Scheduling instruction effects for a statically pipelined pr... |
156
click to vote
FDL
2004
IEEE
15 years 2 months ago
2004
IEEE
gn process of embedded systems moves currently towards higher levels of abstraction. As a consequence, a need arises for an early and realistic assessment of system level design d...
GLOBECOM
2008
IEEE
15 years 4 months ago
2008
IEEE
Long-range dependence (LRD) is a widely verified property of Internet traffic, which severely impacts network performance yielding longer queuing delays. Moreover, LRD is almos...
WIOPT
2006
IEEE
15 years 4 months ago
2006
IEEE
— Channel-aware scheduling strategies provide an effective mechanism for improving the throughput performance in wireless data networks by exploiting channel fluctuations. The p...
HPCA
2003
IEEE
15 years 10 months ago
2003
IEEE
Inherent within complex instruction set architectures such as x86 are inefficiencies that do not exist in a simpler ISAs. Modern x86 implementations decode instructions into one o...
ICPP
2008
IEEE
15 years 4 months ago
2008
IEEE
The issue queue (IQ) is a key microarchitecture structure for exploiting instruction-level and thread-level parallelism in dynamically scheduled simultaneous multithreaded (SMT) p...