Sciweavers

981 search results - page 182 / 197
» Semantics-aware trace analysis
Sort
View
ISCA
2008
IEEE
188views Hardware» more  ISCA 2008»
15 years 6 months ago
MIRA: A Multi-layered On-Chip Interconnect Router Architecture
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
Dongkook Park, Soumya Eachempati, Reetuparna Das, ...
99
Voted
MICRO
2008
IEEE
124views Hardware» more  MICRO 2008»
15 years 6 months ago
SHARK: Architectural support for autonomic protection against stealth by rootkit exploits
Rootkits have become a growing concern in cyber-security. Typically, they exploit kernel vulnerabilities to gain root privileges of a system and conceal malware’s activities fro...
Vikas R. Vasisht, Hsien-Hsin S. Lee
MICRO
2008
IEEE
131views Hardware» more  MICRO 2008»
15 years 6 months ago
Token flow control
As companies move towards many-core chips, an efficient onchip communication fabric to connect these cores assumes critical importance. To address limitations to wire delay scala...
Amit Kumar 0002, Li-Shiuan Peh, Niraj K. Jha
INFOCOM
2007
IEEE
15 years 6 months ago
Protecting Receiver-Location Privacy in Wireless Sensor Networks
—Due to the open nature of a sensor network, it is relatively easy for an adversary to eavesdrop and trace packet movement in the network in order to capture the receiver physica...
Ying Jian, Shigang Chen, Zhan Zhang, Liang Zhang
INFOCOM
2007
IEEE
15 years 6 months ago
Modeling Time-Variant User Mobility in Wireless Mobile Networks
Abstract— Realistic mobility models are important to understand the performance of routing protocols in wireless ad hoc networks, especially when mobility-assisted routing scheme...
Wei-jen Hsu, Thrasyvoulos Spyropoulos, Konstantino...