4747 search results - page 267 / 950 » Shuffle Memory System |
130
Voted
IEEEPACT
2008
IEEE
15 years 11 months ago
2008
IEEE
Achieving good performance on a modern machine with a multi-level memory hierarchy, and in particular on a machine with software-managed memories, requires precise tuning of progr...
147
click to vote
ISCA
2008
IEEE
15 years 11 months ago
2008
IEEE
Efficiently utilizing off-chip DRAM bandwidth is a critical issue in designing cost-effective, high-performance chip multiprocessors (CMPs). Conventional memory controllers deli...
136
click to vote
DATE
2007
IEEE
15 years 11 months ago
2007
IEEE
The storage requirements of the array-dominated and looporganized algorithmic specifications running on embedded systems can be significant. Employing a data memory space much l...
127
click to vote
HOTI
2005
IEEE
15 years 10 months ago
2005
IEEE
Memory systems for conventional large-scale computers provide only limited bytes/s of data bandwidth when compared to their flop/s of instruction execution rate. The resulting bo...
136
click to vote
APCSAC
2003
IEEE
15 years 9 months ago
2003
IEEE
Abstract. Kernel memory is a resource that must be managed carefully in order to ensure the efficiency and safety of the system. The use of an inappropriate management policy can w...