1304 search results - page 73 / 261 » Simulation of Soliton Circuits |
VTS
2006
IEEE
15 years 4 months ago
2006
IEEE
Abstract: An optimization algorithm for the design of combinational circuits that are robust to single-event upsets (SEUs) is described. A simple, highly accurate model for the SEU...
ECAL
2005
Springer
15 years 3 months ago
2005
Springer
We propose a biologically and physically plausible model for ants and pheromones, and show this model to be sufficiently powerful to simulate the computation of arbitrary logic cir...
ISCAS
2003
IEEE
15 years 3 months ago
2003
IEEE
This paper presents a mathematical analysis of the ripple voltage caused by a mismatch in parasitic capacitances in multi-phase, clocked charge pumps. Through detailed circuit mod...
101
click to vote
EURODAC
1995
IEEE
15 years 1 months ago
1995
IEEE
We examine delay models used in VLSI circuit testing. Our study includes electrical-level simulation experiments with HSPICE. We show phenomena which signi cantly a ect the actual...
ENGL
2007
14 years 10 months ago
2007
—A low power CMOS crystal oscillator was proposed with high accuracy by tuning capacitors. Based on the analysis concerning power consumption, start-up time, and frequency stabil...