Sciweavers

4887 search results - page 270 / 978
» System Level Design Using C
Sort
View
SAMOS
2007
Springer
16 years 21 days ago
An Evolutionary Approach to Area-Time Optimization of FPGA designs
—This paper presents a new methodology based on evolutionary multi-objective optimization (EMO) to synthesize multiple complex modules on programmable devices (FPGAs). It starts ...
Fabrizio Ferrandi, Pier Luca Lanzi, Gianluca Paler...
CORR
2011
Springer
159views Education» more  CORR 2011»
15 years 1 months ago
Scalable constructions of fractional repetition codes in distributed storage systems
Abstract—In distributed storage systems built using commodity hardware, it is necessary to store multiple replicas of every data chunk in order to ensure system reliability. In s...
Joseph C. Koo, John T. Gill III
DAC
2001
ACM
16 years 7 months ago
Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores
Crosstalk effects degrade the integrity of signals traveling on long interconnects and must be addressed during manufacturing testing. External testing for crosstalk is expensive ...
Li Chen, Xiaoliang Bai, Sujit Dey
UML
2004
Springer
15 years 12 months ago
System-on-Chip Verification Process Using UML
Abstract. In this paper, we propose a verification methodology for System-OnChip (SoC) design using Unified Modeling Language (UML). We introduce UML as a formal model to analyze a...
Qiang Zhu, Tsuneo Nakata, Masataka Mine, Kenichiro...
CGI
2001
IEEE
15 years 10 months ago
Using A-Buffer in Radiosity
Anti-aliasing in form factor computation and precise determination of shadow boundaries are important issiresfor Radiosity method. A-Buffer is a technique introduced by Carpenter ...
Q. Wang, J. H. Tang, C. H. Lim, H. C. Teh, Z. Y. H...