Sciweavers

4887 search results - page 435 / 978
» System Level Design Using C
Sort
View
ISCA
2010
IEEE
176views Hardware» more  ISCA 2010»
15 years 11 months ago
Forwardflow: a scalable core for power-constrained CMPs
Chip Multiprocessors (CMPs) are now commodity hardware, but commoditization of parallel software remains elusive. In the near term, the current trend of increased coreper-socket c...
Dan Gibson, David A. Wood
CONEXT
2005
ACM
15 years 9 months ago
Modeling, simulation, and emulation of QoS oriented transport mechanisms
The design and development process of communication protocols and real-time systems and particularly transport protocol mechanisms requires adequate methodology and efficient ins...
Guillaume Jourjon, Ernesto Exposito, Laurent Daira...
CODES
2003
IEEE
16 years 15 days ago
First results with eBlocks: embedded systems building blocks
We describe our first efforts to develop a set of off-the-shelf hardware components that ordinary people could connect to build a simple but useful class of embedded systems. The ...
Susan Cotterell, Frank Vahid, Walid A. Najjar, Har...
DATE
2009
IEEE
113views Hardware» more  DATE 2009»
16 years 1 months ago
MPSoCs run-time monitoring through Networks-on-Chip
—Networks-on-Chip (NoCs) have appeared as design strategy to overcome the limitations, in terms of scalability, efficiency, and power consumption of current buses. In this paper...
Leandro Fiorin, Gianluca Palermo, Cristina Silvano
CODES
2011
IEEE
14 years 7 months ago
Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems
Reliability is a major requirement for most safety-related systems. To meet this requirement, fault-tolerant techniques such as hardware replication and software re-execution are ...
Jia Huang, Jan Olaf Blech, Andreas Raabe, Christia...