897 search results - page 74 / 180 » System-Level Design for FPGAs |
120
click to vote
FPGA
2004
ACM
15 years 9 months ago
2004
ACM
As FPGA densities increase, partitioning-based FPGA placement approaches are becoming increasingly important as they can be used to provide high-quality and computationally scalab...
154
click to vote
FPGA
2004
ACM
15 years 8 months ago
2004
ACM
Pattern matching for network security and intrusion detection demands exceptionally high performance. Much work has been done in this field, and yet there is still significant roo...
152
click to vote
FPGA
2006
ACM
15 years 8 months ago
2006
ACM
Abstract--Field-programmable gate-array (FPGA) logic synthesis and technology mapping have been studied extensively over the past 15 years. However, progress within the last few ye...
109
click to vote
DFT
2005
IEEE
15 years 10 months ago
2005
IEEE
SRAM-based Field Programmable Gate Arrays (FPGAs) are very susceptible to Single Event Upsets (SEUs) that may have dramatic effects on the circuits they implement. In this paper w...
113
click to vote
IOLTS
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper describes a highly reliable digital circuit design method based on totally self checking blocks implemented in FPGAs. The bases of the self checking blocks are parity p...