624 search results - page 26 / 125 » Test set compaction algorithms for combinational circuits |
133
click to vote
ICCD
2000
IEEE
15 years 8 months ago
2000
IEEE
This paper presents a verification technique for functional comparison of large combinational circuits using a novel combination of known approaches. The idea is based on a tight...
134
Voted
RAM
2008
IEEE
15 years 10 months ago
2008
IEEE
This paper presents an algorithm for computing the distance between a point and a convex cone in n-dimensional space. The convex cone is specified by the set of all nonnegative com...
173
Voted
DFT
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...
142
Voted
EUROGRAPHICS
2010
Eurographics
16 years 1 months ago
2010
Eurographics
Hierarchical culling is a key acceleration technique used to efficiently handle massive models for ray tracing, collision detection, etc. To support such hierarchical culling, bo...
161
Voted
FGR
2008
IEEE
15 years 10 months ago
2008
IEEE
Partial occlusions in face images pose a great problem for most face recognition algorithms. Several solutions to this problem have been proposed over the years – ranging from d...