Sciweavers

2155 search results - page 296 / 431
» The EM-X Parallel Computer: Architecture and Basic Performan...
Sort
View
IJCNN
2007
IEEE
16 years 12 days ago
Implementation of multi-layer leaky integrator networks on a cellular processor array
- We present an application of a massively parallel processor array VLSI circuit to the implementation of neural networks in complex architectural arrangements. The work was motiva...
David R. W. Barr, Piotr Dudek, Jonathan M. Chamber...
CLUSTER
2002
IEEE
15 years 5 months ago
File and Object Replication in Data Grids
Data replication is a key issue in a Data Grid and can be managed in different ways and at different levels of granularity: for example, at the file level or object level. In the ...
Heinz Stockinger, Asad Samar, Koen Holtman, Willia...
ARC
2012
Springer
317views Hardware» more  ARC 2012»
14 years 1 months ago
A High Throughput FPGA-Based Implementation of the Lanczos Method for the Symmetric Extremal Eigenvalue Problem
Iterative numerical algorithms with high memory bandwidth requirements but medium-size data sets (matrix size ∼ a few 100s) are highly appropriate for FPGA acceleration. This pap...
Abid Rafique, Nachiket Kapre, George A. Constantin...
TPDS
2002
105views more  TPDS 2002»
15 years 5 months ago
HiPER: A Compact Narrow Channel Router with Hop-by-Hop Error Correction
Multiprocessor architectures demand efficient interprocessor communication to maximize system utilization and performance. To meet future demands, these interconnects must communic...
Phil May, Santithorn Bunchua, D. Scott Wills
TVCG
2008
112views more  TVCG 2008»
15 years 6 months ago
Chromium Renderserver: Scalable and Open Remote Rendering Infrastructure
Abstract-Chromium Renderserver (CRRS) is software infrastructure that provides the ability for one or more users to run and view image output from unmodified, interactive OpenGL an...
Brian E. Paul, Sean Ahern, E. Wes Bethel, Eric Bru...