Sciweavers

3922 search results - page 20 / 785
» The IA-64 Architecture at Work
Sort
View
DGO
2011
237views Education» more  DGO 2011»
13 years 9 months ago
Modeling digital preservation capabilities in enterprise architecture
The rising awareness of the challenges of preserving information over the long term has led to a wealth of initiatives developing economic models, methods, tools, systems, guideli...
Christoph Becker, Gonçalo Antunes, Jos&eacu...
ASPLOS
2012
ACM
13 years 5 months ago
DreamWeaver: architectural support for deep sleep
Numerous data center services exhibit low average utilization leading to poor energy efficiency. Although CPU voltage and frequency scaling historically has been an effective mea...
David Meisner, Thomas F. Wenisch
SIGMOD
2012
ACM
230views Database» more  SIGMOD 2012»
12 years 12 months ago
Pay-as-you-go data integration for linked data: opportunities, challenges and architectures
Linked Data (LD) provides principles for publishing data that underpin the development of an emerging web of data. LD follows the web in providing low barriers to entry: publisher...
Norman W. Paton, Klitos Christodoulou, Alvaro A. A...
ISCA
2012
IEEE
243views Hardware» more  ISCA 2012»
12 years 12 months ago
BlockChop: Dynamic squash elimination for hybrid processor architecture
Hybrid processors are HW/SW co-designed processors that leverage blocked-execution, the execution of regions of instructions as atomic blocks, to facilitate aggressive speculative...
Jason Mars, Naveen Kumar
CASES
2011
ACM
13 years 9 months ago
Architecting processors to allow voltage/reliability tradeoffs
Escalating variations in modern CMOS designs have become a threat to Moore’s law. While previous works have proposed techniques for tolerating variations by trading reliability ...
John Sartori, Rakesh Kumar