Sciweavers

694 search results - page 41 / 139
» The Power of the Middle Bit
Sort
View
VTC
2006
IEEE
134views Communications» more  VTC 2006»
15 years 5 months ago
Ultra Low-Power Digital Demodulators for Short Range Applications
— In this paper we present extremely flexible and low power digital binary ASK, PSK, and FSK demodulator architectures for short-range applications that uses limiter amplifier (i...
Mehmet R. Yuce, Ahmet Tekin
ISVLSI
2003
IEEE
157views VLSI» more  ISVLSI 2003»
15 years 5 months ago
Joint Minimization of Power and Area in Scan Testing by Scan Cell Reordering
This paper describes a technique for re-ordering of scan cells to minimize power dissipation that is also capable of reducing the area overhead of the circuit compared to a random...
Shalini Ghosh, Sugato Basu, Nur A. Touba
CHES
2006
Springer
74views Cryptology» more  CHES 2006»
15 years 3 months ago
Optically Enhanced Position-Locked Power Analysis
Abstract. This paper introduces a refinement of the power-analysis attack on integrated circuits. By using a laser to illuminate a specific area on the chip surface, the current th...
Sergei P. Skorobogatov
PQCRYPTO
2010
176views Cryptology» more  PQCRYPTO 2010»
14 years 10 months ago
Practical Power Analysis Attacks on Software Implementations of McEliece
The McEliece public-key cryptosystem is based on the fact that decoding unknown linear binary codes is an NP-complete problem. The interest on implementing post-quantum cryptograph...
Stefan Heyse, Amir Moradi, Christof Paar
ICCAD
2007
IEEE
135views Hardware» more  ICCAD 2007»
15 years 8 months ago
A selective pattern-compression scheme for power and test-data reduction
— This paper proposes a selective pattern-compression scheme to minimize both test power and test data volume during scan-based testing. The proposed scheme will selectively supp...
Chia-Yi Lin, Hung-Ming Chen