Sciweavers

5640 search results - page 157 / 1128
» The Primacy of Process Architecture
Sort
View
CAP
2010
14 years 7 months ago
Parallel arithmetic encryption for high-bandwidth communications on multicore/GPGPU platforms
In this work we study the feasibility of high-bandwidth, secure communications on generic machines equipped with the latest CPUs and General-Purpose Graphical Processing Units (GP...
Ludovic Jacquin, Vincent Roca, Jean-Louis Roch, Mo...
ICASSP
2011
IEEE
14 years 4 months ago
Iterative FDE for asynchronous single-carrier multiuser systems
When the arrival timing difference exists in the uplink MUMIMO systems, the conventional MUD techniques, without timing control, failed under this circumstance. In this paper, we ...
Wei Han, Qinye Yin, Ang Feng
129
Voted
ISCAS
2011
IEEE
261views Hardware» more  ISCAS 2011»
14 years 4 months ago
Optimization of area in digit-serial Multiple Constant Multiplications at gate-level
— The last two decades have seen many efficient algorithms and architectures for the design of low-complexity bit-parallel Multiple Constant Multiplications (MCM) operation, tha...
Levent Aksoy, Cristiano Lazzari, Eduardo Costa, Pa...
86
Voted
DAC
1996
ACM
15 years 4 months ago
Partitioning of VLSI Circuits and Systems
Partitioning plays an increasingly important role in the design process of VLSI circuits and systems. There are partitioning to be solved on all levels of abstraction. The rapidly...
Frank M. Johannes
131
Voted
IPPS
2008
IEEE
15 years 7 months ago
DC-SIMD : Dynamic communication for SIMD processors
SIMD (single instruction multiple data)-type processors have been found very efficient in image processing applications, because their repetitive structure is able to exploit the...
Raymond Frijns, Hamed Fatemi, Bart Mesman, Henk Co...