4213 search results - page 214 / 843 » The Tau Parallel Performance System |
133
click to vote
ICS
2001
Tsinghua U.
15 years 9 months ago
2001
Tsinghua U.
The caching behavior of multimedia applications has been described as having high instruction reference locality within small loops, very large working sets, and poor data cache p...
190
click to vote
ISVLSI
2005
IEEE
15 years 10 months ago
2005
IEEE
high NRE cost. Therefore, general purpose programmable processors using software to perform various functions become more attractive since programmability can simplify system devel...
234
click to vote
ICDCS
2000
IEEE
15 years 9 months ago
2000
IEEE
We develop and examine job migration policies by considering effective usage of global memory in addition to CPU load sharing in distributed systems. When a node is identified fo...
128
Voted
IPPS
2007
IEEE
15 years 11 months ago
2007
IEEE
— Modern CPUs operate at GHz frequencies, but the latencies of memory accesses are still relatively large, in the order of hundreds of cycles. Deeper cache hierarchies with large...
172
click to vote
IPPS
2010
IEEE
15 years 2 months ago
2010
IEEE
Multi-pattern string matching remains a major performance bottleneck in network intrusion detection and anti-virus systems for high-speed deep packet inspection (DPI). Although Aho...