Sciweavers

4213 search results - page 626 / 843
» The Tau Parallel Performance System
Sort
View
IEEEPACT
2008
IEEE
16 years 17 days ago
A tuning framework for software-managed memory hierarchies
Achieving good performance on a modern machine with a multi-level memory hierarchy, and in particular on a machine with software-managed memories, requires precise tuning of progr...
Manman Ren, Ji Young Park, Mike Houston, Alex Aike...
ISORC
2005
IEEE
15 years 11 months ago
Placement Solutions for Multiple Versions of A Multimedia Object
Transcoding is an important technology which adapts the same multimedia object to diverse mobile appliances; thus, users’ requests for a specified version of a multimedia objec...
Keqiu Li, Hong Shen, Francis Y. L. Chin
HPCA
2001
IEEE
16 years 6 months ago
Reducing DRAM Latencies with an Integrated Memory Hierarchy Design
In this papel; we address the severe performance gap caused by high processor clock rates and slow DRAM accesses. We show that even with an aggressive, next-generation memory syst...
Wei-Fen Lin, Steven K. Reinhardt, Doug Burger
184
Voted
SIGMOD
2004
ACM
166views Database» more  SIGMOD 2004»
16 years 6 months ago
Fast Computation of Database Operations using Graphics Processors
We present new algorithms on commodity graphics processors to perform fast computation of several common database operations. Specifically, we consider operations such as conjunct...
Naga K. Govindaraju, Brandon Lloyd, Wei Wang 0010,...
ICC
2007
IEEE
104views Communications» more  ICC 2007»
16 years 14 days ago
Improved DS-CDMA Multi-stage PIC in Fading Channels using a Generalized Soft Limiter
—In this paper, we examine performance of a multi-stage parallel interference cancellation (PIC) receiver using a generalized soft limiter. The generalized soft limiter (GSL) imp...
Beibei Wang, David W. Matolak