Sciweavers

1635 search results - page 16 / 327
» Thermally Aware Design
Sort
View
ASPDAC
2005
ACM
134views Hardware» more  ASPDAC 2005»
15 years 3 months ago
Wire congestion and thermal aware 3D global placement
— The recent popularity of 3D IC technology stems from its enhanced performance capabilities and reduced wirelength. However, wire congestion and thermal issues are exacerbated d...
Karthik Balakrishnan, Vidit Nanda, Siddharth Easwa...
66
Voted
DATE
2005
IEEE
125views Hardware» more  DATE 2005»
15 years 3 months ago
Thermal-Aware Task Allocation and Scheduling for Embedded Systems
Temperature affects not only the reliability but also the performance, power, and cost of the embedded system. This paper proposes a thermal-aware task allocation and scheduling a...
Wei-Lun Hung, Yuan Xie, Narayanan Vijaykrishnan, M...
DASC
2006
IEEE
15 years 3 months ago
Thermal-Aware Task Scheduling to Minimize Energy Usage of Blade Server Based Datacenters
Blade severs are being increasingly deployed in modern datacenters due to their high performance/cost ratio and compact size. In this study, we document our work on blade server b...
Qinghui Tang, Sandeep K. S. Gupta, Daniel Stanzion...
67
Voted
ICCD
2007
IEEE
139views Hardware» more  ICCD 2007»
15 years 6 months ago
Whitespace redistribution for thermal via insertion in 3D stacked ICs
One of the biggest challenges in 3D stacked IC design is heat dissipation. Incorporating thermal vias is a promising method for reducing the temperatures of 3D ICs. The bonding st...
Eric Wong, Sung Kyu Lim
DSD
2009
IEEE
85views Hardware» more  DSD 2009»
15 years 4 months ago
Thermal-Aware Test Scheduling for Core-Based SoC in an Abort-on-First-Fail Test Environment
—Long test application time and high temperature have become two major issues of system-on-chip (SoC) test. In order to minimize test application times and avoid overheating duri...
Zhiyuan He, Zebo Peng, Petru Eles