132 search results - page 14 / 27 » Three-Dimensional Cache Design Exploration Using 3DCacti |
129
Voted
IPPS
2000
IEEE
15 years 9 months ago
2000
IEEE
In this paper, we propose a novel hardware caching technique, called switch directory, to reduce the communication latency in CC-NUMA multiprocessors. The main idea is to implemen...
158
click to vote
ACMSE
2004
ACM
15 years 10 months ago
2004
ACM
Replacement policy, one of the key factors determining the effectiveness of a cache, becomes even more important with latest technological trends toward highly associative caches....
155
click to vote
ISCA
1993
IEEE
15 years 9 months ago
1993
IEEE
The distribution of resources among processors, memory and caches is a crucial question faced by designers of large-scale parallel machines. If a machine is to solve problems with...
142
click to vote
ISCA
2008
IEEE
15 years 11 months ago
2008
IEEE
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
151
click to vote
CLUSTER
2008
IEEE
15 years 11 months ago
2008
IEEE
—Remote atomic memory operations are critical for achieving high-performance synchronization in tightly-coupled systems. Previous approaches to implementing atomic memory operati...