Sciweavers

821 search results - page 64 / 165
» Time Dependent Processing in a Parallel Pipeline Architectur...
Sort
View
CLUSTER
2008
IEEE
15 years 4 months ago
Gather-arrange-scatter: Node-level request reordering for parallel file systems on multi-core clusters
—Multiple processors or multi-core CPUs are now in common, and the number of processes running concurrently is increasing in a cluster. Each process issues contiguous I/O request...
Kazuki Ohta, Hiroya Matsuba, Yutaka Ishikawa
DAC
2005
ACM
14 years 11 months ago
Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions
Variability of process parameters makes prediction of digital circuit timing characteristics an important and challenging problem in modern chip design. Recently, statistical stat...
Hongliang Chang, Vladimir Zolotov, Sambasivan Nara...
CSREAESA
2008
14 years 11 months ago
Real-time Embedded Architecture for Advanced Service Robots
In most advanced real-time control applications such as service robots, the tasks have different criticality, flexible timing constraints and variable execution time. For instance...
David Ramada, Carlos Domínguez, Houcine Has...
HPCA
2003
IEEE
15 years 10 months ago
A Statistically Rigorous Approach for Improving Simulation Methodology
Due to cost, time, and flexibility constraints, simulators are often used to explore the design space when developing a new processor architecture, as well as when evaluating the ...
Joshua J. Yi, David J. Lilja, Douglas M. Hawkins
DSN
2002
IEEE
15 years 2 months ago
Generic Timing Fault Tolerance using a Timely Computing Base
Designing applications with timeliness requirements in environments of uncertain synchrony is known to be a difficult problem. In this paper, we follow the perspective of timing ...
Antonio Casimiro, Paulo Veríssimo