Sciweavers

658 search results - page 58 / 132
» Time Management in the DoD High Level Architecture
Sort
View
91
Voted
COMSWARE
2007
IEEE
15 years 4 months ago
Situation-Aware Software Engineering for Sensor Networks
—Sensor networks represent a new frontier in technology that holds the promise of unprecedented levels of autonomy in the execution of complex dynamic missions by harnessing the ...
Vir V. Phoha, Shashi Phoha
IPPS
2006
IEEE
15 years 3 months ago
Compiler assisted dynamic management of registers for network processors
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
R. Collins, Fernando Alegre, Xiaotong Zhuang, Sant...
ASAP
2003
IEEE
133views Hardware» more  ASAP 2003»
15 years 3 months ago
Storage Management in Process Networks using the Lexicographically Maximal Preimage
At the Leiden Embedded Research Center, we are developing a compiler called Compaan that automatically translates signal processing applications written in Matlab into Kahn Proces...
Alexandru Turjan, Bart Kienhuis
ECTEL
2007
Springer
15 years 3 months ago
MACE - Enriching Architectural Learning Objects for Experience Multiplication
Education in architecture requires access to a broad range of learning materials to develop flexibility and creativity in design. The learning material is compromised of textual an...
Moritz Stefaner, Elisa Dalla Vecchia, Massimiliano...
FPGA
2000
ACM
122views FPGA» more  FPGA 2000»
15 years 1 months ago
A reconfigurable multi-function computing cache architecture
A considerable portion of a chip is dedicated to a cache memory in a modern microprocessor chip. However, some applications may not actively need all the cache storage, especially...
Huesung Kim, Arun K. Somani, Akhilesh Tyagi