3750 search results - page 324 / 750 » Timed Automata Patterns |
172
click to vote
VLSID
2008
IEEE
16 years 5 months ago
2008
IEEE
Today's customizable processors allow the designer to augment the base processor with custom accelerators. By choosing appropriate set of accelerators, designer can significa...
147
click to vote
IPPS
2007
IEEE
15 years 11 months ago
2007
IEEE
This paper presents a technique to visualize the communication pattern of a parallel application at different points during its execution. Unlike many existing tools that show the...
142
click to vote
ICDM
2002
IEEE
15 years 9 months ago
2002
IEEE
Temporal data mining aims at finding patterns in historical data. Our work proposes an approach to extract temporal patterns from data to predict the occurrence of target events,...
138
click to vote
ITC
1998
IEEE
15 years 9 months ago
1998
IEEE
This paper presents a logic synthesis tool called BETSY (BIST Environment Testable Synthesis) for synthesizing circuits that achieve complete (100%)fault coverage in a user specif...
142
click to vote
ICCAD
1997
IEEE
15 years 9 months ago
1997
IEEE
Asynchronous circuits operate correctly only under timing assumptions. Hence testing those circuits for delay faults is crucial. This paper describes a three-step method to detect...