Sciweavers

660 search results - page 131 / 132
» Timed automata based analysis of embedded system architectur...
Sort
View
JOT
2008
228views more  JOT 2008»
13 years 6 months ago
Adapting the User Interface of Integrated Development Environments (IDEs) for Novice Users
The usability of a user interface is often neglected in the design and development of software applications. An Integrated Development Environment (IDE) is prone to poor usability...
Ying Zou, Michael Lerner, Alex Leung, Scott Moriss...
LFP
1992
140views more  LFP 1992»
13 years 7 months ago
Global Tagging Optimization by Type Inference
Tag handling accounts for a substantial amount of execution cost in latently typed languages such as Common LISP and Scheme, especially on architectures that provide no special ha...
Fritz Henglein
HPCA
2009
IEEE
14 years 6 months ago
Accurate microarchitecture-level fault modeling for studying hardware faults
Decreasing hardware reliability is expected to impede the exploitation of increasing integration projected by Moore's Law. There is much ongoing research on efficient fault t...
Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu...
IPPS
1999
IEEE
13 years 10 months ago
The Impact of Memory Hierarchies on Cluster Computing
Using off-the-shelf commodity workstations and PCs to build a cluster for parallel computing has become a common practice. A choice of a cost-effective cluster computing platform ...
Xing Du, Xiaodong Zhang
SPAA
1996
ACM
13 years 10 months ago
From AAPC Algorithms to High Performance Permutation Routing and Sorting
Several recent papers have proposed or analyzed optimal algorithms to route all-to-all personalizedcommunication (AAPC) over communication networks such as meshes, hypercubes and ...
Thomas Stricker, Jonathan C. Hardwick