435 search results - page 55 / 87 » Timing analysis of asynchronous circuits using timed automat... |
108
click to vote
VLSID
2004
IEEE
16 years 25 days ago
2004
IEEE
Abstract--In this paper, we present a new approach to calculate the steady state resistance values for CMOS library gates. These resistances are defined as simple equivalent models...
95
Voted
TODAES
2002
15 years 2 days ago
2002
ct Cross-coupled noise analysis has become a critical concern in today's VLSI designs. Typically, noise analysis makes an assumption that all aggressing nets can simultaneousl...
105
Voted
GECCO
2004
Springer
15 years 5 months ago
2004
Springer
Genetic algorithms require relatively large computation time to solve optimization problems, especially in VLSI CAD such as module placement. Therefore, island-based parallel GAs a...
117
Voted
ICCAD
1996
IEEE
15 years 4 months ago
1996
IEEE
The analysis of CMOS VLSI circuit switching current has become an increasingly important and difficult task from both a VLSI design and simulation software perspective. This paper...
81
Voted
ISCAS
2005
IEEE
15 years 6 months ago
2005
IEEE
Abstract— The analysis of effects induced by interconnects become increasingly important as the scale of process technologies steadily shrinks. While most analyses focus on the t...