Sciweavers

327 search results - page 42 / 66
» Trace register allocation
Sort
View
ISCA
2012
IEEE
248views Hardware» more  ISCA 2012»
13 years 1 months ago
Watchdog: Hardware for safe and secure manual memory management and full memory safety
Languages such as C and C++ use unsafe manual memory management, allowing simple bugs (i.e., accesses to an object after deallocation) to become the root cause of exploitable secu...
Santosh Nagarakatte, Milo M. K. Martin, Steve Zdan...
DAC
2003
ACM
15 years 4 months ago
Advanced techniques for RTL debugging
Conventional register transfer level (RTL) debugging is based on overlaying simulation results on structural connectivity information of the Hardware Description Language (HDL) so...
Yu-Chin Hsu, Bassam Tabbara, Yirng-An Chen, Fur-Sh...
CCGRID
2006
IEEE
15 years 2 months ago
DIMVisual: Data Integration Model for Visualization of Parallel Programs Behavior
Abstract-- The development of high performance parallel applications for clusters is considered a complex task. This can happen because the influence of the execution environment a...
Lucas Mello Schnorr, Philippe Olivier Alexandre Na...
ECML
2007
Springer
15 years 5 months ago
Statistical Debugging Using Latent Topic Models
Abstract. Statistical debugging uses machine learning to model program failures and help identify root causes of bugs. We approach this task using a novel Delta-Latent-Dirichlet-Al...
David Andrzejewski, Anne Mulhern, Ben Liblit, Xiao...
VRST
2006
ACM
15 years 4 months ago
Presence in response to dynamic visual realism: a preliminary report of an experiment study
This paper describes an experiment that examines the influence of visual realism on reported presence. 33 participants experienced two different renderings of a virtual environmen...
Pankaj Khanna, Insu Yu, Jesper Mortensen, Mel Slat...