1872 search results - page 75 / 375 » Unbalanced Cache Systems |
126
click to vote
DAC
2005
ACM
16 years 4 months ago
2005
ACM
We propose two novel integration techniques -- bypass and bookkeeping -- in the memory controller to address the cache coherence compatibility issue of a non-shared bus heterogene...
146
click to vote
CASES
2008
ACM
15 years 5 months ago
2008
ACM
Dynamic binary translators (DBT) have recently attracted much attention for embedded systems. The effective implementation of DBT in these systems is challenging due to tight cons...
128
Voted
COOPIS
1998
IEEE
15 years 8 months ago
1998
IEEE
Recent advances in wireless technologies have made the mobile computing a reality. In order to provide services of good quality to mobile users and improve the system performance,...
124
Voted
HICSS
1994
IEEE
15 years 7 months ago
1994
IEEE
Shared memory architectures often have caches to reduce the number of slow remote memory accesses. The largest possible caches exist in shared memory architectures called Cache-On...
131
Voted
IEEEPACT
2008
IEEE
15 years 10 months ago
2008
IEEE
This paper presents the Distributed Cooperative Caching, a scalable and energy-efficient scheme to manage chip multiprocessor (CMP) cache resources. The proposed configuration is...