Sciweavers

1217 search results - page 14 / 244
» Uncertainty-aware circuit optimization
Sort
View
DAC
1996
ACM
15 years 1 months ago
Delay Minimal Decomposition of Multiplexers in Technology Mapping
Technology mapping requires the unmapped logic network to be represented in terms of base functions, usually two-input NORs and inverters. Technology decomposition is the step tha...
Shashidhar Thakur, D. F. Wong, Shankar Krishnamoor...
72
Voted
ASYNC
1997
IEEE
103views Hardware» more  ASYNC 1997»
15 years 1 months ago
Efficient Timing Analysis Algorithms for Timed State Space Exploration
This paper presents new timing analysis algorithms for efficient state space exploration during timed circuit synthesis. Timed circuits are a class of asynchronous circuits that i...
Wendy Belluomini, Chris J. Myers
GECCO
2000
Springer
150views Optimization» more  GECCO 2000»
15 years 1 months ago
Automatic Synthesis of Electrical Circuits Containing a Free Variable Using Genetic Programming
A mathematical formula containing one or more free variables is "general" in the sense that it represents the solution to all instances of a problem (instead of just the...
John R. Koza, Martin A. Keane, Jessen Yu, William ...
IASTEDCCS
2004
100views Hardware» more  IASTEDCCS 2004»
14 years 10 months ago
On the analysis of digital circuits with uncertain inputs
Unlike the classical deterministic digital circuit analysis, we consider the analysis of uncertain digital circuits defined as follows. Given a binary function of n uncertain inpu...
Houssain Kettani
ASPDAC
2006
ACM
92views Hardware» more  ASPDAC 2006»
15 years 3 months ago
Optimization of circuit trajectories: an auxiliary network approach
—On optimizing circuit trajectories, i.e. continuous paths of circuit parameters, the paper presents an auxiliary network approach, which utilizes Pontryagin’s Minimum Principl...
Baohua Wang, Pinaki Mazumder