Sciweavers

1217 search results - page 231 / 244
» Uncertainty-aware circuit optimization
Sort
View
SLIP
2003
ACM
15 years 2 months ago
Error-correction and crosstalk avoidance in DSM busses
Aggressive process scaling and increasing clock rates have made crosstalk noise an important issue in VLSI design. Switching on adjacent wires on long bus lines can increase delay...
Ketan N. Patel, Igor L. Markov
AE
2003
Springer
15 years 2 months ago
The Evolutionary Control Methodology: An Overview
The ideas proposed in this work are aimed to describe a novel approach based on artificial life (alife) environments for on-line adaptive optimisation of dynamical systems. The bas...
Mauro Annunziato, Ilaria Bertini, M. Lucchetti, Al...
75
Voted
FPGA
2003
ACM
123views FPGA» more  FPGA 2003»
15 years 2 months ago
Wire type assignment for FPGA routing
The routing channels of an FPGA consist of wire segments of various types providing the tradeoff between performance and routability. In the routing architectures of recently dev...
Seokjin Lee, Hua Xiang, D. F. Wong, Richard Y. Sun
86
Voted
FPGA
2003
ACM
116views FPGA» more  FPGA 2003»
15 years 2 months ago
Hardware-assisted simulated annealing with application for fast FPGA placement
To truly exploit FPGAs for rapid turn-around development and prototyping, placement times must be reduced to seconds; latebound, reconfigurable computing applications may demand p...
Michael G. Wrighton, André DeHon
ISCAS
2002
IEEE
125views Hardware» more  ISCAS 2002»
15 years 2 months ago
Switching activity estimation of finite state machines for low power synthesis
A technique for computing the switching activity of synchronous Finite State Machine (FSM) implementations including the influence of temporal correlation among the next state si...
Mikael Kerttu, Per Lindgren, Mitchell A. Thornton,...