Sciweavers

1217 search results - page 31 / 244
» Uncertainty-aware circuit optimization
Sort
View
ISLPED
2004
ACM
118views Hardware» more  ISLPED 2004»
15 years 4 months ago
On optimality of adiabatic switching in MOS energy-recovery circuit
The principle of adiabatic switching in conventional energyrecovery adiabatic circuit is generally explained in literature with the help of the rudimentary RC circuit driven by a ...
Baohua Wang, Pinaki Mazumder
ICCAD
2004
IEEE
123views Hardware» more  ICCAD 2004»
15 years 8 months ago
Logical effort based technology mapping
We propose a new approach to library-based technology mapping, based on the method of logical effort. Our algorithm is close to optimal for fanout-free circuits, and is extended t...
Shrirang K. Karandikar, Sachin S. Sapatnekar
61
Voted
VLSID
2005
IEEE
89views VLSI» more  VLSID 2005»
15 years 11 months ago
Power Optimization in Current Mode Circuits
We propose a method to minimize power dissipation in current-mode CMOS analog and multiple-valued logic (MVL) circuits employing a stack of current comparators. First, we present ...
M. S. Bhat, H. S. Jamadagni
VLSID
2001
IEEE
169views VLSI» more  VLSID 2001»
15 years 11 months ago
Optimal Assignment of High Threshold Voltage for Synthesizing Dual Threshold CMOS Circuits
Development of the process technology for dual threshold (dual Vth ) CMOS circuit has opened up the possibility of using it to reduce static power in low voltage high performance ...
Nikhil Tripathi, Amit M. Bhosle, Debasis Samanta, ...
ICCAD
1997
IEEE
95views Hardware» more  ICCAD 1997»
15 years 3 months ago
An exact solution to simultaneous technology mapping and linear placement problem
In this paper, we present an optimal algorithm for solving the simultaneous technology mapping and linear placement problem for tree-structured circuits with the objective of mini...
Jinan Lou, Amir H. Salek, Massoud Pedram